Abstract: An ultra-wide-band CMOS low-noise amplifier (LNA) employing a common-gate (CG) stage for wideband input matching is presented. This LNA utilizes the concurrent noise and distortion canceling techniques. Moreover, the current-reused technique exploiting the passive network instead of using the active and power consuming element is introduced to preserve the power consumption while contributing to the noise canceling trend. In other words, this topology is capable of canceling the noise effect of input transistor without consuming much current. Simulation results based on a 0.13 μm standard RFCMOS technology shows that a power gain of 13.5 dB and the noise figure of 2.7-4.2 dB over the −3-dB bandwidth of 2.6-10.7 GHz. With the presence of a weak inversion biased transistor, an input third-order intercept point (IIP3) of +5 dBm is achieved. The power consumption is 13.5 mW from a single 1.2 V power supply.
Introduction
In ultra wide band (UWB) systems, designing low noise amplifiers (LNAs) which satisfy both low noise figure and high linearity is a major concern. In addition, high power gain and good impedance matching across the whole UWB band are required. Low power consumption and small size die area are the other design issues. Furthermore, achieving the high linearity in deep submicron CMOS technologies with low power supply voltage demands the linearization techniques.
Several CMOS UWB LNAs such as the feedback and common-gate (CG) amplifiers have been reported [4] . Shunt feedback amplifiers provide wideband input matching and low noise figure (NF) at the cost of high power dissipation and the stability problems. Common gate amplifiers, in contrast, are a good candidate for wideband matching. Another way is embedding a bandpass filter (BPF) in the input of the LNA as the wideband input matching network (IMN) [1] . The current-reused architectures with their outstanding trait, i.e. preserving the power consumption, are also used in the UWB design [5] . The noise and distortion cancellation techniques which have been used in [1, 2] are going to become the unique trends toward satisfying stringent features of an LNA that are the NF and third-order intercept point (IP3). In this paper, an LNA using the noise and distortion canceling trends is proposed for UWB receivers. Besides, a transistor biased in the weak inversion (WI) region is used to increase the value of IP3. Fig. 1 shows the evolution trend toward the proposed LNA. The basic notion for noise cancellation is the combination of an auxiliary sensing amplifier with the input matching stage in a way that the noise of the matching device cancels, while the arrival signal intensify at the output. Fig. 1 (a) is the core of the noise-canceling LNA proposed in [1] . In this LNA, transistor M 3 needs high dc current to cancel the noise contribution of M 1 resulting in a high power dissipation and eventually large NF. This drawback has been also addressed in [2] . It is evident from the noise cancellation criterion, which is g m2 R L1 = g m3 R s , that the transistor M 3 requires much more current than the transistor M 2 since the input source resistance, R s , is generally smaller than R L1 . To solving this issue, the circuit shown in Fig. 1 (b) is introduced which uses current-reused technique in transistors M 2 and M 3 . The effective transconductance of this circuit is given by the following where R in is equal to (R L1 + r o1 )/(1 + g m1 r o1 ) and g oi = 1/r oi .
Proposed broadband linear LNA

Circuit topology and noise analysis
To cancel the noise contribution of M 1 in the output signal we must satisfy Eq. (2) . As a result, the stringent criterion of high g m3 is eliminated. 
Nonetheless, the proposed LNA shown in Fig. 1 (b) has low gain and poor input IP3 (IIP3). Therefore, we have changed this circuit and proposed the final circuit shown in Fig. 1 (c) which delivers an acceptable gain. The voltage gain of the first two stages of this circuit is obtained as follows:
where
We have used the shunt and series peaking techniques composed of L L2 and L 3 , respectively, to increase the total bandwidth of the circuit. The last stage provides the output matching to the output 50 Ω with the favor of R out . Since the impedance seen from the drain of transistor M 6 is much more than R out , the output impedance matching is simply accomplished by setting R out in the vicinity of 50 Ω. Moreover, this stage thrusts the upper frequency band to the higher points using the inductive inter-stage gain bandwidth (GBW) boosting technique by L 4 . In addition, this stage with the help of transistor M 5 which is biased in the weak inversion region improves the linearity performance of the LNA.
The proposed architecture cancels the noise contribution of transistor M 1 while preserving the power using the current-reused technique in the second stage. According to Fig. 1 (c) the voltage noise at the drain and source of transistor M 1 due to its channel thermal noise, i.e. I nd1 , equal to −αI nd1 (R L1 + sL L1 ) and αI nd1 R s , respectively, where αI nd1 is the part of I nd1 which goes out of the transistor. The voltage noise at the output of second stage is given by:
Accordingly the condition for noise cancellation is obtained by setting relation (5) equal to zero which results in Eq. (6). This condition can be satisfied by correctly tuning sL L2 and Z d .
The total NF of the proposed LNA is readily obtained as given by:
Linearity analysis
Linearity is a major concern in RF systems. Achieving high IIP3 in MOSFETs needs the large amount of dc current. This fact together the other limitations of the submicron CMOS designs make the linearization techniques a necessity to achieve the higher linearity in RF receivers. The optimum gate biasing and the usage of nonlinear elements for compensating the distortion of the main transistor are the common trends toward the distortion canceling [3] . In the second technique, the nonlinearity of an additional transistor which is usually biased in the weak inversion region is employed to compensate or even to cancel the nonlinearity of the main transistor which should be biased in the strong inversion region. We used this technique in the proposed LNA shown in Fig. 1 (c) . For linearity analysis, we followed the same procedure as [2, 3] . First, we considered the CG input stage. The V 1 and V 2 voltages can be modeled by the following Volterra series in terms of the excitation voltage V s .
We assumed that the major source of nonlinearity is emanated from the current of transistor M 1 defined as Eq. (10). Using the harmonic input and nonlinear current method, we solved the KCL equations in the drain and source nodes of transistor M 1 in order to find the nonlinear transfer functions of V 1 and V 2 . Then for the sake of simplicity, we focused our attention to the last stage and neglected the nonlinearities of the second stage. The output voltage of the proposed LNA is expressed in Eq. (11) as the Volterra series, where V s is the excitation voltage.
(10)
To avoid complexity of equations, we have assumed that V M in Fig. 1 
. This means that we behave the second stage as a linear part. According to Fig. 1 (c) , we have
where Z B = sL 3 + 1/(sC 3 ). According to [3] , for a two tone excitation as V s = A{cos(ω a t) + cos(ω b t)} and setting s 1 = s 2 = s b and s 3 = −s a , the IIP3 is defined as Eq. (12). The output voltage is calculated as Eq. (13), where Z L is the output impedance.
After some math calculations, the fundamental term and the third order nonlinearity of the output voltage assuming s a ≈ s b ≈ s is calculated as Eq. (14) and Eq. (15), respectively. By replacing these voltages in Eq. (13), we could calculate the Volterra series of V out , where ε(s) = 1+sC gs4 Z B .
For calculating the IIP3, it is sufficed to pay our attention to the Eq. (14) and Eq. (15). According to the IIP3 formula, for distortion canceling we must minimize the third order nonlinearity of the output voltage, i.e. C 3 (s b ,s b ,−s a ) . Based upon this fact, we derived the conditions for eliminating its terms. According to the 3rd-order nonlinearity of the output voltage in Eq. (15), we derived the conditions in which all three terms of this equation equal to zero. For neutralizing the first term of Eq. (15), we must satisfy the condition given in Eq. (16) where Z 1 (s) = (R L1 +sL L1 )||(1/sC 1 ), and Z 2 (s) = 1/(sC 2 ). Moreover, C 1 and C 2 are modeled as the total capacitances of drain and source of transistor M 1 , respectively. Z s is the transfer function of the input BPF.
) which is exactly the condition for canceling the noise contribution of the transistor M 1 . As a result, this first term is deleted as we cancelled the noise of transistor M 1 in the output voltage. This indicates the simultaneous noise and distortion canceling. For neutralizing the second term of Eq. (15), we must satisfy the Eq. (17). 18). This is done by trimming the V gs of transistor M 5 which is biased in the weak inversion region as also suggested in [3] .
Simulation results
The proposed LNA shown in Fig. 1 (c) was designed in a 0.13 μm standard RF CMOS technology. The simulations were performed using HSPICE RF tools. Fig. 2 shows the simulation results. As is seen the NF varies from 2.7 to 4.2 dB in the whole band. Both input and output return losses are less than 11 dB, and the power gain is 13.5 dB over the −3 dB bandwidth of 2.6-10.7 GHz. A two-tone signal around 6 GHz is used to simulate the linearity performance of the proposed LNA. According to Fig. 2 , the IIP3 is around +5 dBm. The total circuit consumes 13.5 mW from a single 1.2 V power supply.
To compare the proposed LNA with the other reported UWB LNAs, we have used the figure of merit, FOM , defined as FOM = OIP 3/{(NF − 1) × P dc }, [3] . The simulation results as well as the FOM of the proposed LNA are summarized in Table I . As is seen, the proposed LNA achieves a good FOM compared to the other recently reported UWB CMOS LNAs. 
Conclusions
A distortion and noise-canceling LNA targeting UWB receivers has been proposed. This LNA provides the noise cancellation with the help of currentreused architecture. Besides some part of the distortion cancellation is done by satisfying the noise cancellation condition. Moreover, the linearity improves using a transistor biased in the weak inversion region. The Volterra series of the output voltage indicates that this architecture is capable of eliminating the nonlinearities of the LNA. The simulation results show that the proposed LNA achieves a minimum NF of 2.7 dB, S 11 < −11 dB, S 21 > 13.5 dB and IIP3 = +5 dBm in a 0.13 μm CMOS technology. The total power dissipation is 13.5 mW from a single 1.2 V power supply.
